Bitte benutzen Sie diese Kennung, um auf die Ressource zu verweisen:
http://dx.doi.org/10.25673/36143
Titel: | Application-specific SoC design using core mapping to 3D mesh NoCs with nonlinear area optimization and simulated annealing |
Autor(en): | Joseph, Jan Moritz Ermel, Dominik Bamberg, Lennart García-Oritz, Alberto Pionteck, Thilo |
Erscheinungsdatum: | 2020 |
Art: | Artikel |
Sprache: | Englisch |
URN: | urn:nbn:de:gbv:ma9:1-1981185920-363762 |
Schlagwörter: | Network-on-Chip Core mapping |
Zusammenfassung: | Core mapping, in which a core graph is mapped to a network graph to minimize communication, is a common design problem for Systems-on-Chip interconnected by a Network-on-Chip. In conventional multiprocessors, this mapping is area-agnostic as the cores in the core graph are uniform and therefore iso-area. This changes for Systems-on-Chip because tasks are mapped to specific blocks and not general-purpose cores. Thus, the area of these specific cores is varying. This requires novel mapping methods. In this paper, we propose a an area-aware cost function for simulated annealing; Furthermore, we advocate the use of nonlinear models as the area is nonlinear: A semi-definite program (SDP) can be used as it is sufficiently fast and shows 20% better area than conventional linear models. Our cost function allows for up to 16.4% better area, 2% better communication (bandwidth times hop distance) and 13.8% better total bandwidth in the network in comparison to the standard approach that accounts for both the network communication and uses cores with varying areas as well. |
URI: | https://opendata.uni-halle.de//handle/1981185920/36376 http://dx.doi.org/10.25673/36143 |
Open-Access: | Open-Access-Publikation |
Nutzungslizenz: | (CC BY-SA 4.0) Creative Commons Namensnennung - Weitergabe unter gleichen Bedingungen 4.0 International |
Sponsor/Geldgeber: | DFG-Publikationsfonds 2020 |
Journal Titel: | Technologies |
Verlag: | MDPI |
Verlagsort: | Basel |
Band: | 8 |
Heft: | 1 |
Originalveröffentlichung: | 10.3390/technologies8010010 |
Seitenanfang: | 1 |
Seitenende: | 10 |
Enthalten in den Sammlungen: | Fakultät für Elektrotechnik und Informationstechnik (OA) |
Dateien zu dieser Ressource:
Datei | Beschreibung | Größe | Format | |
---|---|---|---|---|
Joseph et al._application-specific_2020.pdf | Zweitveröffentlichung | 1.17 MB | Adobe PDF | Öffnen/Anzeigen |